


۴,

4١,



3 4 Th

† 、

Ġ,

FIG. 2A








FIG. 2B












FIG. 5C






FIG. 6
DEAD RECKONING RE-SYNC





FIG. 7
PRECURSOR EMBODIMENT

SYNCHRONIZATION

PROCESS



:




FIG. 9




FIG. 10





FIG. 11



3 BITS

9 BITS - 334

FIG. 14

332

0

Χ




FIG. 15




FIG. 16




FIG. 17




FIG. 18

	0000	111	111	
	0001	001	111	= 1 - j
	0010	001	001	= 1+ j
	0011	111	001	= -1+ j
	0100	011	111	= 3 - j
	0101	001	011	= 1+3*j
	0110	101	001	= -3 + j
403~	0111	111	101	= -1 - 3* j
	1000	011	011	=+3 + 3*j
	1001	101	011	= -3 + 3*j
	1010	101	101	= -3 - 3 * j
	1011	011	101	= 3 - 3 * j
	1100	111	011	= -1 + 3 * j
	1101	101	111	= -3 - j
	1110	001	101	= 1 - 3 * j
	1111	011	001	= 3 + j

FIG. 19




FIG. 20A





FIG. 20B

MAPPING FOR FALL-BACK MODE - LSB'S



			I	ł		
PHASE	(2nd-1st symbol)	0	06	180	06-	
AGOM.	y3 y2	00	10	10	11	
	1+jQ	3-j	1+j3	-3+j	-1-j3	
	PHASE	0	90	180	-90	
	Bs y0	00	10	10	11	

LSB=11 WHEN

1 Ö

1+jQ WHEN LSB=10

1+jQ WHEN LSB=01

1+jQ WHEN LSB=00

-1-i3

1+ 13

ج. ا

3-j

-1-j3 -3+j

> 1+j3 -3+<u>j</u>

1+i3

<u>က</u>


-1-i3 -3+j


1+j3

ج. آ-

-1-j3

LSB & MSB FALLBACK MODE MAPPINGS









FIG. 25







FIG. 27










FIG. 29








CU TRANSMITTER FIG. 32








FIG. 35




FIG. 36









FIG. 37
FINE TUNING TO
CENTER BARKER CODE

















FIG. 45







CU RANGING AND CONTENTION RESOLUTION FIG. 47



CONTENTION RESOLUTION - RUUSING BINARY STACK

FIG. 48








FIG. 51





FIG. 52



TO FIG. 53C






FIG. 53C





FIG. 54



SIMPLE CU SPREAD SPECTRUM RECEIVER





FIG. 56



SYNCHRONOUS TDMA SYSTEM

FIG. 57

OFFSET	1B	ASIC	2A ASIC			
(CHIPS)	RGSRH	RGSRL	RGSRH	RGSRL		
0	0x0000	0x8000	0x0001	0x0000		
1/2	0x0000	0xC000	0x0001	0x8000		
1	0x0000	0x4000	0x0000	0x8000		
-1	0x0001	0x0000	0x0002	0x0000		

FIG. 58

TRAINING ALGORITHM

SE FUNCTION







FIG. 59




2-STEP INITIAL EQUALIZATION TRAINING FIG. 60



PERIODIC 2-STEP TRAINING ALGORITHM



RACM CORRECTION




NOTE: THRLD_{AMP} = TBD

THRLD_{PHASE} = TBD

ROTATIONAL AMPLIFIER CORRECTION

FIG. 63

EQ CONVERGENCE CHECK



NOTE: THRLD CONVERGE = 10 -5

FIG. 64

POWER ALIGNMENT FLOW CHART 1600 SEKR=0x0855H 1602 **ENABLE EQ MAIN** TAP UPDATING FOR 4x20 FRAMES **/1604** DELTA 1 =(SECFF(3)[^]2 - 1FFFH)/k1 1606 YES ABS(DELTA)<TH NO 1608 -1610 POWER ALIGNMENT DONE LOOP FILTERING - 1612 **UPDATE TXLVLR ~1614** COUNTER=COUNTER+1 1616 1618 NO YES POWER ALIGNMENT FAILED COUNTER>N?

NOTE: TH = 600HN = 12

FIG. 65





FIG. 66



TOTAL TURN AROUND (TTA) IN FRAMES = OFFSET FIG. 67





FIG. 68





CONTROL MESSAGE (DOWNSTREAM) AND FUNCTION (UPSTREAM) PROPAGATION IN A 3 FRAMES TTA CHANNEL

FIG. 69







FIG. 70



CHIP\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1	•••	0
2	1	0	0	1	1	1	1	•••	
3	Ô	0	0	1	1	1			
4	0	0	0	1	0	0	0	•••	0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	1	0	0	•••	

FIG. 72